Our systems are now restored following recent technical disruption, and we’re working hard to catch up on publishing. We apologise for the inconvenience caused. Find out more

Recommended product

Popular links

Popular links


Testing of Digital Systems

Testing of Digital Systems

Testing of Digital Systems

N. K. Jha, Princeton University, New Jersey
S. Gupta, University of Southern California
May 2003
Hardback
9780521773560

    Device testing represents the single largest manufacturing expense in the semiconductor industry, costing over $40 billion a year. The most comprehensive and wide ranging book of its kind, Testing of Digital Systems covers everything you need to know about this vitally important subject. Starting right from the basics, the authors take the reader through automatic test pattern generation, design for testability and built-in self-test of digital circuits before moving on to more advanced topics such as IDDQ testing, functional testing, delay fault testing, memory testing, and fault diagnosis. The book includes detailed treatment of the latest techniques including test generation for various fault models, discussion of testing techniques at different levels of integrated circuit hierarchy and a chapter on system-on-a-chip test synthesis. Written for students and engineers, it is both an excellent senior/graduate level textbook and a valuable reference.

    • Most comprehensive book yet on digital systems testing
    • Covers all the latest techniques
    • Includes System-on-a-Chip testing

    Product details

    May 2003
    Hardback
    9780521773560
    1016 pages
    256 × 180 × 49 mm
    2.185kg
    90 tables
    Available

    Table of Contents

    • 1. Introduction
    • 2. Fault models
    • 3. Combinational logic and fault simulation
    • 4. Test generation for combinational circuits
    • 5. Sequential ATPG
    • 6. IDDQ testing
    • 7. Functional testing
    • 8. Delay fault testing
    • 9. CMOS testing
    • 10. Fault diagnosis
    • 11. Design for testability
    • 12. Built-in self-test
    • 13. Synthesis for testability
    • 14. Memory testing
    • 15. High-level test synthesis
    • 16. System-on-a-chip testing
    • Index.
    Resources for
    Type
    Solutions (.pdf)
    Size: 616.93 KB
    Type: application/pdf
    Sign inThis resource is locked and access is given only to lecturers adopting the textbook for their class. We need to enforce this strictly so that solutions are not made available to students. To gain access to locked resources you either need first to sign in or register for an account.
    Chapter 1 - Introduction
    Size: 565.5 KB
    Type: application/vnd.ms-powerpoint
    Chapter 14 - Memory Testing
    Size: 478 KB
    Type: application/vnd.ms-powerpoint