A Designer's Guide to Asynchronous VLSI

Author:

Peter A. Beerel, University of Southern California
Recep O. Ozdag, Fulcrum Microsystems, Calasabas Hills, California
Marcos Ferretti, PST Industria Eletronica da Amazonia Ltda, Campinas, Brazil

Published:

February 2010

Availability:

This ISBN is for an eBook version which is distributed on our behalf by a third party.

Format:

Adobe eBook Reader

ISBN:

9780511669392

$177.00

USD

Adobe eBook Reader

£135.00 GBP

Hardback

Description

Create low power, higher performance circuits with shorter design times using this practical guide to asynchronous design. This practical alternative to conventional synchronous design enables performance close to full-custom designs with design times that approach commercially available ASIC standard cell flows. It includes design trade-offs, specific design examples, and end-of-chapter exercises. Emphasis throughout is placed on practical techniques and real-world applications, making this ideal for circuit design students interested in alternative design styles and system-on-chip circuits, as well as circuit designers in industry who need new solutions to old problems.

Demontrates how to implement an asynchronous circuit simulator using commercial software so you can develop your own simulator, or download a free add-on to simulate your own designs
Shows you how to achieve high performance and cut design time
Includes design trade-offs, specific design examples, and end-of-chapter exercises

Product details

Published: February 2010
Format: Adobe eBook Reader
ISBN: 9780511669392
Length: 0 pages
Weight: 0kg
Contains: 278 b/w illus. 9 tables 74 exercises
Availability: This ISBN is for an eBook version which is distributed on our behalf by a third party.

Often bought together

This title is available for institutional purchase via Cambridge Core

Learn more

Related Journals

Also by this Author

Contents

1. Introduction
2. Channel-based asynchronous design
3. Modeling channel-based designs
4. Pipeline performance
5. Performance analysis and optimization
6. Deadlock
7. A taxonomy of design styles
8. Synthesis-based controller design
9. Micropipeline design
10. Syntax-directed translation
11. QDI pipeline templates
12. Timed pipeline templates
13. Single-track pipeline templates
14. Asynchronous crossbar.

Courses

Resources

Additional Information

About the authors

Authors

Peter A. Beerel , University of Southern California
Peter A. Beerel is CEO of TimeLess Design Automation – his own company commercializing asynchronous VLSI tools and libraries – and an Associate Professor in the Electrical Engineering Department at the University of Southern California (USC). Dr Beerel has 15 years experience of research and teaching in asynchronous VLSI and has received numerous awards including the VSoE Outstanding Teaching Award in 1997 and the 2008 IEEE Region 6 Outstanding Engineer Award for significantly advancing the application of asynchronous circuits to modern VLSI chips.
Recep O. Ozdag , Fulcrum Microsystems, Calasabas Hills, California
Recep O. Ozdag is IC Design Manager at Fulcrum Microsystems and a part-time Lecturer at USC, where he received his Ph.D. in 2004. He is a recipient of the British Chevening Scholarship, the Turkish Ministry of Education Post-Graduate Scholarship and the Turkish Higher Education Council Scholarship.
Marcos Ferretti , PST Industria Eletronica da Amazonia Ltda, Campinas, Brazil
Marcos Ferretti is one of the founders of PST Eletronica S. A. (Positron), Brazil - an automotive electronic systems manufacturing company, where he is currently Vice President of Technology. He received his Ph.D. from the University of Southern California (USC) in 2004 and was co-recipient of the USC Electrical Engineering-Systems Best Paper Award in the same year.

Products and services

About us